

Figure 1




Figure 2A




Figure 2B




Figure 3A





Figure 3B



EQUALS




Figure 4A




Figure 4B




Figure 4C




Figure 5





Figure 6A



Set2
MLA-3[0] MLA-Tab[0]

Set1
MLA-2[0]
MLA-1[0] MLA-3[0]





Figure 6B

Figure 7A




Figure 7B




Figure 7C





Figure 8A: Layout Floor Plan for a Logic Block



105031-44-13501

Figure 8B: Layout Floor Plan for a 2x2 Logic Block with Associated MLAs





Figure 9 Example of Contiguous Memory
and Passgate Array Layout organization



910: Memory Bits

920: Passgates

901, 902: Addressing Lines X-Y

903, 904: Routing Lines

905: Program controlled passgate between
903 and 904